SynaptiCAD VeriLogger Pro

Free yourself from the time-consuming process of writing Verilog and VHDL test benches by hand. Generate them graphically from timing diagrams using SynaptiCAD's WaveFormer Pro, VeriLogger Pro, or TestBencher Pro software packages.

VeriLogger Pro is a complete design and verification environment for ASIC and FPGA designers. It contains a new type of Verilog simulation environment that combines all the features of a traditional Verilog simulator with the most powerful graphical test vector generator on the planet.

Model testing is so fast in VeriLogger Pro that you can perform true bottom-up testing of every model in your design, a critical step often skipped in the race to market. Test vectors can be imported or exported from HP logic analyzers, pattern generators, and 3rd party VHDL, Verilog, and SPICE simulators for reuse. Simulation features include waveform viewing, optimized gate-level simulation, single-step debugging, point-and-click breakpoints, hierarchical browser for project management, and batch execution.

More...

SynaptiCAD BugHunter Pro
V2V the Verilog <-> VHDL tanslator
SynaptiCAD Gigawave Viewer
SynaptiCAD TimingDiagrammer Pro
SynaptiCAD DataSheet Pro
SynaptiCAD TestBencher Pro
SynaptiCAD WaveFormer Pro